Altera
112 live roles · semiconductor industry
The Senior ADG Quality Management System Engineer is responsible for establishing, maintaining, and continuously improving the Quality Management System (QMS), compliance framework, and product assurance processes required to support Aerospace, Defense, and Government (ADG) market segments for Altera. This role serves as the quality and compliance authority for ADG programs, ensuring adherence to applicable regulatory, contractual, and industry standards and ADG customer-specific requirements. The position requires deep knowledge of ADG standards and compliance framework and experience with practical approach in implementing and ensure compliance for fabless semiconductor model. The individual will partner cross-functionally with Engineering, Supply Chain, Program Management, Legal, Security, and 3rd party service providers to ensure end-to-end compliance across product lifecycle. Key Responsibilities Define and drive companywide standards and certification requirements for ADG
Open roles
- Verification EngineerPenang 15, Penang, MY · today
- Design EngineerBengaluru, Karnataka, IN · today
- Data EngineerBengaluru, Karnataka, IN · today
- Design EngineerSan Jose, California, US · today
- Senior Emulation EngineerPenang 15, Penang, MY · today
- Design EngineerSan Jose, California, US · today
- Automation EngineerSan Jose, California, US · today
- Sr Salesforce Solution ArchitectSan Jose, California, US · today
- Operations EngineerPenang 15, Penang, MY · today
- Design EngineerSan Jose, California, US · today
- Design EngineerTLV · today
- Software Validation EngineerSan Jose, California, US · today
- Field Applications Engineer (FAE)Maryland, US · today
- Memory Validation ArchitectSan Jose, California, US · today
- Oracle Fusion Cloud Technical ArchitectBengaluru, Karnataka, IN · today
- Software Enabling and Optimization EngineerPenang 15, Penang, MY · today
- AI Engineer – Technical Leader (Agentic AI & FPGA Systems)Shanghai, CN · today
- DDR Memory Interface System Validation Lead EngineerBengaluru, Karnataka, IN · today
- Silicon Domain ArchitectSan Jose, California, US · today
- FPGA Compiler (Placer) EngineerToronto, Ontario, CA · today
- Timing EngineerSan Jose, California, US · today
- BootROM & Firmware DeveloperSan Jose, California, US · today
- FPGA Silicon Validation EngineerPenang 15, Penang, MY · today
- Package ArchitectPenang 15, Penang, MY · today
- Design EngineerToronto, Ontario, CA · today
Showing 25 of 112.
What they ask for
Counted across their live postings, most common first.
Before you apply
Paste one of these postings and your resume into the free fit score to see which of their required skills you cover.
Open the fit score